19 日本国特許庁 (JP)

即特許出願公開

⑫公開特許公報(A)

昭59-174092

⑤Int. Cl.³
H 04 R 3/00

識別記号

庁内整理番号 6733-5D 砂公開 昭和59年(1984)10月2日

発明の数 1 審査請求 未請求

(全 3 頁)

64録音機能付ヘッドホーン

②特

願 昭58-49154

@出

昭58(1983)3月24日

@発 明 者 佐古幸俊

諏訪市大和3丁目3番5号株式

会社諏訪精工舎内

の出 願 人 株式会社諏訪精工舎

東京都中央区銀座4丁目3番4

号

仰代 理 人 弁理士 最上務

明 和 有

1. 福明の名物

殺音機能付へ~ドホーン

2. 特許額求の範囲

(2) 締り返し再生する事故を有することを告慮とした、特許課次の聶田第1項配収の科音機能付へッドホーン。

(3) 日分の戸を入力するためのマイクを有することを特徴とした、特許額次の範囲は 1 項記載の 供好機能付へッドホーン。

3. 発明の詳細な説明

本 発明 ロメモリー による 録音機能を有する。 へ

京 1 図は、本発明実施例の保管機能付へ。ドゥーンの回路構成図である。

特別昭59-174092(2)

本福明の母音様能付へ、ドホーンを使用する場合、すず、自分が母音したいと思う時に母音用スイッチ3を操作する。この信号は、スイッチ副御略4を介して、制御回路5代与えられる。この状態でマイク15年たは入力な子16より音声でナロッ信号が入力されると、入力アンブ14、入力フィルタ13を通して、ADK符号化同路Kより、デジタル化される。これが、アドレス回路6の情報により、ノモリ級7代許を込まれることにより、音声が発音される。

次に、録音した音声を判生する場合には、荷生 切っイッチーを操作する。この信号は、スイッチ 翻例回路 2 を介して、割御回路 5 に与えられる。 そうすると、割御回路 5 は、アドレス回路 6 の情 昭により、必要を音声をノモリ部フより取り出し A D M 復考化四路によってアナログ化する。この 音声は、出力フィルタタ、出力アンプー 0 を介し てスピーカー 1 に伝わり、音声として出力される。 前、第 2 泡に全体のシステムを終記する。音楽 優野 2 0 はテーブレコーグ、ラシオギの出力手象

4. 図面の無料カ製用

第1個は、本発明実施例の母音機能付へッドホーンの回路構成図である。

1 …… 再生用スイッチ

2 …… スイッチ制御回路

3 …… 録音用スイッチ

4 …… スイッチ初卵面的

5 …… 制即回路

6 …… アドレス回銘

7 …… メモリ部

8 ····· A D H 復 号 化 回 略

.9 …… 出力フィルク

10 …… 出力アンプ

11 …… ヌピーカ

1 2 ····· A D M 符号化回路

13 …… 入力フィルチ

14 …… 入力アンブ

15 7 4 7

16 …… 入力相子


U.

出颠人 快.式会社 散防精工会

代理人 弁理士 爱 上



神師報59-174092(3)



第/図

- (11) Japanese Unexamined Patent Application Publication No. 59-72487
- (43) Publication Date: April 24, 1984
- (21) Application No. 57-183877
- (22) Application Date: October 19, 1982
- (72) Inventor: Noboru SONEHARA
- (71) Applicant: Sanyo Electric Co., Ltd.
- (74) Agent: Patent Attorney, Ryutaro FUJITA

SPECIFICATION

1. Title of the Invention:
DISPLAY METHOD

2. Claim

(1) A display method characterized in that, when digital information is written to a semiconductor memory or digital information in the semiconductor memory is read, remaining time obtained by converting an access remaining amount of the semiconductor memory into time, completed time obtained by converting an access completed amount of the semiconductor memory into time, or both of the times are computed based on address information such as a current address and a last address of the semiconductor memory and access rate information of the semiconductor memory and display based on the remaining time, display based on the completed time, or display based on both of the times is

performed.

3. Detailed Description of the Invention

The present invention relates to a display method for displaying the access remaining amount of a semiconductor memory used for a storage device that stores record audio through digital conversion and that outputs playback audio through analog conversion of the stored digital information, the access completed amount of the semiconductor memory, or both of the amounts. An object of the present invention is to convert the access remaining amount, the access completed amount, or both of the amounts into time and display the time.

Conventionally, when an audio-signal storage device that uses a magnetic tape, such as a cassette tape or open reel tape, as a storage medium performs recording, playback, fast-forward, or the like, a change in the amount of tape at one side of the reel and the amount of tape at the other side of the reel can generally be viewed with eyes. Thus, it is possible to easily know the remaining time or the completed time of recording, playback, fast-forward, or the like. However, when the recording, playback, fast-forward, or the like is started from a half-way state, it is difficult to know the reaming time or the like from the half-way state.

On the other hand, some storage devices that convert

audio and music into digital information and store the information and that convert stored digital information into analog signal and output playback audio and playback sound use, as storage media, semiconductor memories for writing and reading digital information. For example, when recording, playback, fast-forward, and checking are performed by accessing such a semiconductor memory, it is impossible to view the access state of the semiconductor memory with eyes, thus making it difficult to known the remaining time and the completed time of the recording, playback, fast-forward, checking, or the like.

Although it is possible to know the capacity of the semiconductor memory by estimation based on the description on the package of a semiconductor memory or the actual use of the semiconductor memory, it is impossible to know the reaming time and the completed time from the capacity of the semiconductor memory. This is because time required for performing writing to or reading from the semiconductor memory varies depending on the access-completed time and access method of the semiconductor memory.

A cassette system that allows the attachment and detachment of the semiconductor memory and a fixed-type system that does not allow the attachment and detachment of the semiconductor memory are available for the storage devices.

With attention being paid to the above-described points, the present invention has been made by paying attention to the fact that time required for performing writing to and reading from the semiconductor memory is generally determined based on the capacity and the access time of the semiconductor memory. The present invention provides a display method characterized in that, when digital information is written to a semiconductor memory or digital information in the semiconductor memory is read, remaining time obtained by converting an access remaining amount of the semiconductor memory into time, completed time obtained by converting an access completed amount of the semiconductor memory into time, or both of the times are computed based on address information such as a current address and a last address of the semiconductor memory and access rate information of the semiconductor memory and display based on the remaining time, display based on the completed time, or display based on both of the times is performed.

Thus, when performing recording, playback, fast-forward, checking, or the like is performed on a storage device using a semiconductor memory, it is possible to know the remaining time of recording, playback, fast-forward, checking, or the like, the completed time thereof, or both of the times, based on the display of the access remaining time, access-

completed time, or both of the times. In particular, the present invention can provide a display method that is significantly effective for a storage device that stores audio, music, and so on by using a semiconductor memory.

Next, a display method of the present invention will be described in conjunction with a figure in which a first embodiment thereof is shown.

In the figure, (1) indicates a microphone for outputting an audio signal for recording, and (2) indicates a converter for performing digital conversion and analog conversion. The converter converts the audio signal from the microphone (1) and outputs digital audio information.

(3) indicates a semiconductor memory in which the digital audio information from the converter (2) is written through a data bus (4). The semiconductor memory has a capacity of, for example, 128 kilobits, and digital audio information read from the memory (3) is input to the converter (2) through the data bus (4) and is converted by the converter (2) into an analog signal. (5) indicates a speaker to which a playback audio signal generated through the analog conversion by the converter (2) is input. Playback audio and playback sound are output from the speaker (5).

Additionally, (6) indicates a counter for outputting an address signal for accessing the semiconductor memory (3). The address signal from the counter (6) is input to the

semiconductor memory (3) through an address bus (7). (8) indicates a clock generator for outputting a clock signal for forming the address signal and (9) indicates a switch, which is provided between the counter (6) and the clock generator (8) and closes the path during recording, playback, fast-forward, and checking to send the clock signal to the counter (6). (10) indicates an address input unit implemented with a decimal keyboard. When accessing the semiconductor memory (3) is started from a desired halfway address in the memory (3), the address input unit initially forms an address signal, corresponding to the desired halfway address, and outputs the address signal to the counter (6), thereby initializing the counter (6).

Additionally, (11a), (11b), ... indicate multiple capacity-setting switches that are selectively operated in accordance with the capacity of the semiconductor memory (3), and (12a), (12b), ... indicate multiple rate-setting switches for setting an access rate for the semiconductor memory (3). (13) indicates a processing circuit to which the address signal is input through the address bus (7) and switch signals from the switches (11a), (11b), ..., (12a), (12b), ... are input. The processing circuit outputs clock control signals, which correspond to key signals of the rate-setting switches (12a), (12b), ..., to the clock generator (8) to control the frequency of the clock signal,

thereby controlling the output timing of the address signal from the counter (6). The processing circuit also computes and outputs remaining time, obtained by converting the access remaining amount of the semiconductor memory (3) into time; completed time, obtained by converting the access completed amount of the semiconductor memory (3) into time; or both of the times. (14) indicates a time display section to which a display signal from the processing circuit (13) is input. The time display section displays the abovedescribed remaining time, the completed time, or both of the times.

For example, a parallel/serial converter circuit for digital audio information written to the semiconductor memory (3) and digital audio information read from the semiconductor memory (3) is omitted.

The semiconductor memory (3) is attached to a storage device. In accordance with key signals of the capacity setting switches (11a), (11b), ... corresponding to the capacity of the semiconductor memory (3), a last address based on the capacity of the semiconductor memory (3) is input to the processing circuit (13). Also, in accordance with the key signals of the predetermined rate-setting switches (12a), (12b), ..., access rate information for performing writing to and reading from the semiconductor memory (3), for example, access rate information of 2400

bits/second, is input to the processing circuit (13).

Based on the key signals of the rate-setting switches (12a), (12b), ..., the frequency of the clock signal to be output from the clock generator (8) to the counter (6) is set.

With an access rate set to 2400 bits/second, when the capacity of the semiconductor memory (3) is 128 kilobits, time required for completing writing to or reading from the semiconductor (3) is about 53 seconds.

Next, when a mode switch (not shown) for recording, playback, fast-forward, checking, and so on is operated to perform recording, playback, fast-forward, checking, or the like, the semiconductor memory (3) is accessed in accordance with the address signal that is output from the counter (6) to the semiconductor memory (3) through the address bus (7) and the address signal from the address bus (7) is input to the processing circuit (13).

Further, the processing circuit (13) compute remaining time, which is time converted from the access remaining amount of the semiconductor memory (3), by subtracting the current address from the last address and dividing the subtraction result by rate information; computes access completed time, which is time converted from the access completed amount of the semiconductor memory (3), by subtracting the current address by rate information; or

computes both of the times.

In addition, in accordance with the display signal from the processing circuit (13), the computed remaining time, completed time, or both of the times are displayed on the time display section (14).

Based on the time displayed on the time display section (14), it is possible to know the remaining time, the completed time, or both of the times for recording, playback, fast-forward, checking or the like.

In the embodiment described above, although the capacity-setting switches (11a), (11b), ... for detachably attaching the semiconductor memory having a different capacity to the storage device is provided, they can be eliminated in the case of a fixed-type storage device.

Naturally, without the provision of the capacity-setting switches (11a), (11b), ..., the last address of the semiconductor memory (3), the last address being based on the capacity of the semiconductor memory (3), can also be automatically input to the processing circuit (13).

In addition, when the access rate of the semiconductor memory (3) is not changed, the rate-setting switches (12), (12b), ... can be eliminated.

4. Brief Description of the Drawing

The figure is a block diagram according to a first embodiment of a display method of the present invention.

(3) ... semiconductor memory; (6) ... counter; (7) ... address bus; (11a), (11b) ... capacity-setting switches; (12a), (12b) ... rate-setting switches; (13) ... processing circuit; (14) ... time display section